ABSTRACT-SiP(System-in-Package) and SoC(System-on-Chip) are familiar to us. In this paper, we firstly define advanced concepts of NoC(Network-on-Chip) and NiP (Network-in-Package). Design and implementation of NoC are explained and then, NiP used for NoC is designed and analyzed regarding of signal integrity and power integrity. The low-power packet-switched NoC with hierarchical star topology is designed and implemented for high-performance SoC platform. An NiP integrating four NoCs is fabricated in a 676-BGA-type package for large and scalable systems and the measured results of the NiP show perfect communications between NoCs.
I. Introduction
Recently, there have been strong demands for high-density packages which include multiple chips and passive components. A System-in-Package (SiP) (or SoP, that is System-on-Package) technology has been proposed as a way to overcome the density limitation of conventional single-chip package [1] . However, there is no significant difference between SiP and simply connected Multi-Chip-Module (MCM) except for their size or stacking. A concept of Networks-in-Package (NiP) is multi-chip module in a single package with packetswitched communications between Intellectual Properties (IPs) of each chip, as depicted in Fig 1. NiP is an advanced concept of SiP.
Large scale System-on-Chips with huge chip size such as embedded memory logic systems often suffer from their low yield and high cost problems. In this work, a hierarchically star-connected Networks-on-Chip (NoC) refers a designed and implemented using layered protocols and packet-switched networks, and integrated in NiP. For large scale NoC implementations, the power consumption on the network infrastructure should be minimized for reliable transmission of data with low-cost [2] . In this context, we firstly mention used chips, NoCs, and their features. Then, signal integrity and power integrity issues in design and implementation of NiP are shown. Transmission Line Matrix (TLM) method and Simultaneous Switching Noise (SSN) analysis [3] . Shapes of power planes to supply three isolated voltages are simulated using TLM method and determined not to have plane-resonances of self-impedances at operating frequencies of the chip, as shown in Fig. 3 (c) . We also designed the number of decoupling-capacitors to be used and the values of those for each power voltage at the proper position [4] . As changing shapes of power planes and the number of off-chip decoupling-capacitors, we analyzed induced SSN between power and ground. After inserting the off-chip decoupling-capacitors and onchip decoupling capacitors, the impedance resonance occurs at 272.IMHz, and the SSN voltages are dramatically suppressed at target frequencies, as shown in Fig.4. (d) . As a result, self-impedances at the target frequencies become less than 1Q.
Another issue of the NiP package design is signal integrity, which is reliance on transmission of the highfrequency signals. We designed under some rules considering the signal integrity: separation between the highfrequency signals, e.g. 800MHz signals or 1.6GHz signals, the shortest path of high-frequency signals, the maximum number of ground balls for guarantee of return current path, and insertion of ground balls around differential signals to sustain differential mode [5] . Total NiP system is implemented for measurement of operation as described in Fig.5 Fig.6 (a) . It is noted that the impedance curve has no plane-resonances at operating frequencies of the chip as we intended and it became small impedance lower than 1 OQ. Fig. 6 (b) shows packet transactions between two NoCs on the NiP where the two NoCs are running at different clock frequencies, e.g. 400MHz and 274MHz. Because the NoC adopts source-synchronous signaling, the NiP enables plesiochronous communications between processing units running at different clock frequencies in different NoCs. First, NoC-1 commands "Write packet" at NoC-2 and NoC-1 again commands "Read packet at same address" at NoC-2. Then, NoC-2 responses to the "Read command" of NoC-1.
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